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A scheme for logical computation using non-linear dynamical systems is presented. Examples of
discrete-time maps configured as AND, OR, NAND and NOR gates are given. It is seen that the
logical operations are flexible in the sense that an AND gate can be transformed into an OR gate
with a simple change of a single parameter and vice-versa. Also, a NAND gate can be transformed
into a NOR gate and vice-versa. It is shown, by example, that the scheme can even be extended
to continuous-time flows. Since the NAND and NOR operations are universal, it is possible to
implement any switching function by interconnecting blocks that realize these operations.
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I. INTRODUCTION
In recent years, computation using non-conventional
techniques has received considerable attention. Compu-
tation and information-processing techniques based on
chemical, biological and quantum-mechanical phenom-
ena have been studied. Murali, Sinha, Ditto and Mu-
nakata have proposed using clipped chaotic-dynamics for
carrying out flexible computations [1, 2, 3]. In this paper,
a simple scheme is proposed to configure any non-linear
dynamical system as a logic gate. For this purpose, the
qualitative change undergone by the system-dynamics at
a bifurcation is exploited. The principle of construction
of the AND, OR, NAND and NOR gates is demonstrated
by examples. Both discrete-time and continuous-time
nonlinear dynamical systems are considered.
II. COMPUTATION USING
ONE-DIMENSIONAL MAPS
Consider the logistic map [4]
xn+1 = λ xn (1− xn) . (1)
λ is the control parameter, n is the discrete-time and x is
the state of the system. Let λ = λ′ + λa + λb , where λ
′
is a bias. λa and λb are logic inputs that take the value
L0 for logic-0 (false) and L1 for logic-1 (true).
For the logistic map, the first period-doubling bifurca-
tion takes place at λ ≈ 3. The second period doubling
takes place at λ ≈ 3.45. The bifurcation diagram of the
logistic map is shown in Fig. 1.
Let L0 = 0 and L1 = 0.29 in conformance with positive
logic. Let us choose λ′ = 2.56. Then, if both λa = λb =
L0, λ = λ
′ = 2.56 and the map will converge to a fixed
point. If either λa or λb is equal to L1, λ = λ
′+L1 = 2.85
and the map still converges to a fixed point. However, if
both λa = λb = L1, λ = 3.14 and the map settles into a
2-cycle. If the logic output Y is regarded as a False (logic
0) for a fixed point and a True (logic 1) for a 2-cycle, then
it can be seen that the map functions as an AND gate.
FIG. 1: Bifurcation diagram of the logistic map.
If the value of λ′ is increased to 2.85 while retaining the
values of L0 and L1 , the system settles into a 2-cycle if
either or both of λa and λb are true and hence we obtain
an OR gate. Therefore, it can be seen that a suitable
change in the parameter λ′ transforms the OR gate into
an AND gate and vice-versa. The scheme is summarized
as Table I.
TABLE I: Logistic map as an AND/OR Gate. Y = 0 for
a fixed point, Y = 1 for a 2-cycle. The transfer-function is
controlled by the bias λ′.
(L0, L1) λ
′ λa λb λ Y Gate
0 0 2.56 0
0 1 2.85 0
2.56 1 0 2.85 0 AND
1 1 3.14 1
(0, 0.29)
0 0 2.85 0
0 1 3.14 1
2.85 1 0 3.14 1 OR
1 1 3.43 1
In this scheme, the logic output Y is defined based on
the state of the system. Such a definition of the output
is not in line with the output of conventional (electrical)
logic gates that have two-level output signals. However,
2it must be mentioned that definition of input/output
logic based on observed phenomena in the state of the
system is not entirely new. For instance, Steinbock et al
have proposed realizations of chemical-wave logic circuits
wherein the binary output logic is defined by the syn-
chronous or asynchronous nature of waves propagating
through a medium [5]. For compatibility with conven-
tional logic gates having two-level inputs and outputs,
one can define an Observation Function that transforms
the state of the dynamical system into a two-level sig-
nal. Note that the observation function is not essential
for the system to function as a logic gate. However, if
it is required to inter-connect logic gates, two-level in-
puts and outputs are helpful. Realizable observation
functions with an appropriate level-shifting mechanism
should make it possible to connect the logic output of
one gate as a logic input for another. For the current
example of the logistic map, an observation function F
can be defined to give meaningful logic output as
F (x, n) = |xn − xn−1| . (2)
A fixed-point, with this observation function, yields zero
whereas a 2-cycle yields the distance between the two
points of the attractor set, which is a positive real num-
ber. Therefore, observing the output of this function is
equivalent to assuming a fixed-point denotes logic 0 and
a 2-cycle denotes logic 1. The scheme of implementation
of a logic gate is summarized in Fig. 2.
FIG. 2: Implementation of a logic-gate using a dynamical
system. The transfer-function of the gate can be modified
using the bias-input. The observation function transforms
the state of the system into a conventional logic output.
In the preceding example, an AND/OR gate is con-
structed around the period-doubling from a fixed-point
to a 2-cycle. In principle, the scheme should work around
any bifurcation of the map. Since the behavior of the
system undergoes a noticeable qualitative change at the
point of bifurcation, if an observation function that dif-
ferentiates between the two behaviors can be defined, the
system can function as a logic gate. The bias of the con-
trol parameter (λ′ in the preceding example) and the
values of the logical inputs L0 and L1 can be chosen in
several ways. However, the author has used the following
scheme for this choice: An interval (U, V ) is chosen such
that the critical value of the control parameter λ = λc
is exactly at its middle. U and V should respectively
be chosen such that the map demonstrates the desired
pre-bifurcation and post-bifurcation behaviors at these
points. In the case of the preceding example, λc ≈ 3 and
the map undergoes a further bifurcation to a 4-cycle if
λ > 3.44, a distance of about 0.44 from λc. Therefore,
we choose the interval (U, V ) = (λc − 0.44, λc + 0.44) i.e.
(2.56, 3.44). We find the value w = (V − U) /3 ≈ 0.29.
Then we take L0 = 0 and L1 = w. For operation as an
AND gate, we choose λ′ = U and for operation as an OR
gate, we choose λ′ = U + w.
III. COMPUTATION USING
TWO-DIMENSIONAL MAPS
As a second example of computation using discrete-
time maps, consider the Duffing’s map:
xn+1 = yn
yn+1 = −βxn + αyn − yn
3
}
(3)
The bifurcation diagrams of Eq. (3) at α = 2.2 and
α = 2.1 respectively are shown in Fig.s 3(a) and 3(b).
(a) (b)
FIG. 3: Bifurcation diagrams of the Duffing’s map. In (a),
α = 2.2. In (b), α = 2.1. When α is reduced from 2.2 to 2.1,
the critical point of bifurcation from a fixed-point to a 2-cycle
changes from β ≈ 0.1 to β ≈ 0.05. Such changes in the critical
point can be exploited to control the transfer-function of the
logic gate (see text for details).
It can be noticed that the bifurcation diagrams are
qualitatively different from that of the logistic map since
progressive bifurcations take place with progressively de-
creasing values of the control parameter β. This fact
makes it possible to configure the Duffing’s map as a
NAND/NOR gate instead of AND/OR. Analogous to the
previous example, let β = β′+βa+βb. First, let us work
with α = 2.2. In this case, a bifurcation from a fixed-
point to a 2-cycle takes place at β ≈ 0.1. Let L0 = 0
and L1 = 0.066. As in the case of the logistic map, let
a fixed-point denote false (Y = 0) and a 2-cycle denote
true (Y = 1). Then a NAND gate and a NOR gate can
respectively be realized with β′ = 0 and β′ = 0.066.
Looking at Fig.s 3(a) and 3(b), one more way of trans-
forming the NAND gate realized at (α = 2.2, β′ = 0) to
a NOR gate becomes apparent. Instead of changing the
value of β′, if the value of α is changed to 2.1, the bifurca-
tion from a fixed-point to a 2-cycle occurs at β ≈ 0.05. If
we retain (β′ = 0, L0 = 0, L1 = 0.066), the system settles
to a fixed-point if at least one of βa, βb equal L1 and the
3system functions as a NOR gate. Since β is considered
the control parameter, we refer to α as the secondary
control parameter. Transfer-function control of the logic
gate by bias value as well as secondary control parameter
is summarized in Table II.
TABLE II: Duffing’s map as a NAND/NOR gate. Y = 0 for
a fixed point, Y = 1 for a 2-cycle. The transfer-function can
be controlled by bias β′ or secondary control parameter α.
(L0, L1) (α, β
′) βa βb β Y Gate
0 0 0 1
0 1 0.066 1
(2.2, 0) 1 0 0.066 1 NAND
1 1 0.132 0
0 0 0.066 1
0 1 0.132 0
(0, 0.066) (2.2, 0.066) 1 0 0.132 0 NOR
1 1 0.198 0
0 0 0 1
0 1 0.066 0
(2.1, 0) 1 0 0.066 0 NOR
1 1 0.132 0
Variation in the critical value of the control parameter
with the variation of a secondary control parameter can
be seen in many 2-dimensional maps and can be used
for controlling the gate’s transfer-function as seen in this
example. In section IV, we shall see that such control
of the transfer-function is also possible with continuous-
time flows. Fig. 4 summarizes this scheme.
FIG. 4: Implementation of a logic-gate using a 2-dimensional
map or a flow. The transfer-function of the gate can be con-
trolled using the secondary control parameter.
IV. COMPUTATION USING FLOWS
Consider the Ro¨ssler system [6, 7]
x˙ = −y − z
y˙ = x+ σy
z˙ = τ + z (x− υ)

 (4)
where x˙, y˙ and z˙ respectively denote the derivatives of
the state-variables x, y and z with respective to time t.
Let σ = 0.15 and τ = 0.3 . Let υ be the control param-
eter. The system bifurcates at υ ≈ 1.14 with fixed-point
convergence for υ < 1.14 and limit-cycle for υ > 1.14.
Plots of state-variable x(t) and stationary phase-space
trajectories at υ = 0.5 and υ = 1.78 can be seen in Fig.
5.
If a fixed-point denotes logic 0, a limit cycle denotes
logic 1, υ′ = 0.5, L0 = 0 and L1 = 0.457 we obtain an
AND gate. The bias value υ′ = 0.927 yields an OR gate.
Several observation functions can be defined to differ-
entiate between the signals of Fig.s 5(a) and 5(b). For an
electrical system, if x (t) is a voltage signal, a full-wave
rectifier followed by a low-pass filter will give a constant
DC signal for the limit-cycle case of Fig. 5(b) while giv-
ing zero output for the fixed-point case of Fig. 5(a) and
can be considered a realizable observation function.
As in the case of two-dimensional maps, a secondary
control parameter can also be used to control the transfer
function. If τ is changed to 0.19, the bifurcation from a
fixed-point to limit-cycle takes place at υ ≈ 0.72. Then,
for (υ′ = 0.5, σ = 0.15, L0 = 0, L1 = 0.427) itself, we ob-
tain an OR gate. The configuration of the Ro¨ssler flow
as a NAND/NOR gate is summarized in Table III.
TABLE III: Ro¨ssler flow as an AND/OR Gate. Y = 0 for a
fixed point, Y = 1 for a limit-cycle. The transfer function can
be controlled by bias υ′ or secondary control parameter τ .
(L0, L1) (σ, τ, υ
′) υa υb υ Y Gate
0 0 0.5 0
0 1 0.927 0
(0.15, 0.3, 0.5) 1 0 0.927 0 AND
1 1 1.354 1
0 0 0.927 0
0 1 1.354 1
(0, 0.427) (0.15, 0.3, 0.927) 1 0 1.354 1 OR
1 1 1.781 1
0 0 0.5 0
0 1 0.927 1
(0.15, 0.19, 0.5) 1 0 0.927 1 OR
1 1 1.354 1
The Ro¨ssler system undergoes a series of bifurcations
as υ is further increased. Consider the one-sided Poincare´
section [8, 9] formed by the set of points at which the sta-
tionary orbit intersects the y = 0 plane as y changes from
positive to negative. Let us denote this section plane by
the letter Ψ. The Poincare´ section for υ = 5.5 is shown
in Fig. 6(top) and consists of only two points. Now, let υ
be varied and at each value of υ the Poincare´ section be
determined. The abscissa (x-coordinate) of each point in
the Poincare´ section, plotted against the corresponding
value of υ gives the bifurcation diagram. This is shown
in Fig. 6(bottom). Any bifurcation that causes a quali-
tative change in the behavior of the system can be used
to fashion the logic-gate around.
4(a) (b) (c) (d)
FIG. 5: Ro¨ssler flow. (a) x (t) at υ = 0.5. (b) x (t) at υ = 1.78. (c) Trajectory at υ = 0.5. (d) Trajectory at υ = 1.78.
FIG. 6: The Ro¨ssler Flow: One-sided Poincare´ section for
υ = 5.5 (top) and bifurcation diagram (bottom). The two
points of the Poincare´ section are shown projected on the
corresponding points of the bifurcation diagram.
V. CONCLUDING REMARKS
It is not difficult to extend the proposed scheme to m-
input logic gates provided the control parameter can be
split into m + 1 components corresponding to one bias
and the m logic inputs.
In the previously proposed scheme of using clipped
chaotic dynamics for logical computations [1, 2, 3], it
is required to modify the dynamical system by inserting
a threshold-controller in the feedback path. The scheme
proposed in this paper has no such requirement. Further,
the threshold controller required for clipped-chaos based
computation is not easy to realize as a non-electrical sys-
tem. Therefore, the applications of such a scheme are
likely to be restricted to electrical-realizations of dynam-
ical systems. However, the currently proposed scheme
merely requires the system dynamics to be observed and
a distinction to be made between the two possible states
of the system. Therefore, it is possible to employ dy-
namical systems of diverse physical nature - mechanical,
chemical, optical, biological and fluid-dynamic systems -
for information processing and computation.
Since the NAND and NOR operations are function-
ally complete [10, 11], it should be possible to implement
any arbitrary switching function by interconnecting dy-
namical systems that realize these logic gates. It is also
interesting to note that the flip-flop, which is the funda-
mental digital memory element, can also be realized as
an interconnection of NAND/NOR gates.
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